

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 1 122 333 A2

(12)

## **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 08.08.2001 Bulletin 2001/32

(51) Int CL7: **C23C 16/40**, C23C 16/56, C23C 16/54, H01L 21/316

(21) Application number: 01102095.5

(22) Date of filing: 31.01.2001

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 31.01.2000 US 494478

(71) Applicant: MOTOROLA, INC. Schaumburg, IL 60196 (US)

(72) Inventors:

 Junker, Kurt H. Austin, Texas 78737 (US) Grove, Nicole R. Austin, Texas 78735 (US)
Azrak, Marijean E.

Austin, Texas 78759 (US)

(74) Representative: Gibson, Sarah Jane et al Motorola European Intellectual Property Operations Midpoint Alencon Link Basingstoke, Hampshire RG21 7PL (GB)

### (54) UV cure process and tool for low k film formation

(57) A process and system (100) for forming a low dielectric film in a semiconductor fabrication process are disclosed. Initially, a carbon-doped silicon oxide film is deposited on a semiconductor wafer (202). Light energy (206), such as ultraviolet (UV) energy, is then applied to the deposited film to cure the film. In one embodiment, at least 30% of the light energy (206) is at a frequency greater than that of visible light. In the preferred embodiment, the application of the light energy (206) to the wa-

fer does not significantly heat the wafer (202). The invention further contemplates a cluster tool (100) or system (100) suitable for forming and curing the dielectric film. The cluster tool (100) includes a first chamber (102b) coupled to an organosilane source, a second chamber (102a) configured to apply light energy to a wafer received in the second chamber (102a), and a robotic section (104) suitable for controlling movement of wafers between the first chamber (102b) and the second chamber (102a).




FIG.1

Printed by Jouve, 75001 PARIS (FR)

#### Field of the Invention

**[0001]** The invention is related to the field of semiconductor processing and more particularly to the fabrication of a low k dielectric film using a cure process with a reduced thermal budget.

1

#### Background of the Invention

[0002] In the field of semiconductor fabrication, films with low dielectric constants (low k films) are used in the backend (post-transistor) module to reduce overall capacitance crosstalk. Typically, low k dielectric films are deposited or formed using a spin-on process or a chemical vapor deposition (CVD) process. After the formation of the low k film, a cure process is generally performed to complete the formation of chemical bonds, outgas residual components, and reduce the dielectric constant in the film. This curing process is commonly performed in a furnace using a batch mode or on a hotplate utilizing a single wafer mode. In either case, the conventional cure process undesirably subjects the wafer to an elevated temperature for an extended period of time (i.e., in excess of approximately one hour at a temperature in excess of approximately 300° C). In addition to consuming a significant portion of the thermal budget allotted for a particular process, the conventional cure process requires a time consuming manufacturing step that may require the manufacturer to acquire additional processing equipment. Therefore, it would be desirable to implement a low k dielectric cure utilizing a low temperature, short duration treatment utilizing UV exposure to accomplish the required dielectric characteristics of the film.

## Brief Description of the Drawings

**[0003]** The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:

FIG. 1 illustrates a cluster tool according to one embodiment of the present invention; and

FIG. 2 illustrates the UV irradiation of a semiconductor wafer according to one embodiment of the invention.

[0004] Skilled artisans will appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.

# <u>Detailed Description of a Preferred Embodiment of the Invention</u>

[0005] The present invention generally contemplates a semiconductor fabrication process in which a low k dielectric film is formed utilizing an ultraviolet (UV) curing process. The low k film may be used, for example, to insulate adjacent conductive layers (commonly referred to as metal layers) of an integrated circuit from one another. Initially, a dielectric film is deposited on a conventional semiconductor wafer. In an embodiment in which the low k dielectric formed according to the present invention is utilized as an interlevel dielectric (ILD), the wafer may have been previously processed through a number of steps of the fabrication process including the formation of isolation structures, the formation of well structures, and the formation of p-type and n-type transistors. In one embodiment, the deposition of the dielectric film is accomplished with a chemical vapor deposition (CVD) process. In another embodiment, the dielectric film is deposited with a spin-on process. Because CVD tools for depositing oxides and other dielectric materials are present in the vast majority of semiconductor fabrication facilities, the CVD embodiment of depositing the dielectric film of the present invention may advantageously utilize existing equipment within the fabrication facility. In the preferred embodiment, the deposited dielectric film has a relatively low dielectric constant (a low k dielectric film). The low k dielectric film may comprise a carbon-doped silicon oxide film. In one embodiment, for example, the low k dielectric film is formed by introducing an organosilane gas and an oxygen bearing species, such as N2O, into a CVD reactor chamber in which a semiconductor wafer is located. Organosilanes suitable for forming the carbon-based silicon oxide include, as examples, methylsilane, dimethylsilane, trimethylsilane, and tetramethylsilane. In addition to the organosilane and the oxygen bearing species, an inert species such as helium or argon may also be introduced into the reactor chamber during the deposition phase.

[0006] The CVD formation of the low k dielectric film may be suitably carried out with a low temperature process or a high temperature process. In one embodiment, the low temperature process is performed by maintaining the wafer chuck in the CVD reactor chamber at a temperature in the range of approximately - 10 to 25° C at a pressure of approximately 3 Torr. While the low temperature deposition process may require a longer deposition time, the resulting dielectric film may have a lower dielectric constant. In addition, the low temperature process is suitable for fabrication processes in which the thermal budget is limited. In another embodiment, a high temperature deposition process is performed by maintaining the wafer chuck at a temperature in the range of approximately 350 to 400° C during the deposition of the dielectric film. The high temperature deposition process may be desirable for its relatively higher depo-

10

20

sition rate.

[0007] The organosilane based deposition produces a dielectric film characterized by an Si-O-Si network that includes methyl and  $CH_x$  groups (where  $x \le 3$ ) attached to the silicon and unbonded silanol. The dielectric constant of the dielectric film as deposited is typically in the range of approximately 3.4 to 4.0. To achieve a dielectric film with a dielectric constant of less than approximately 3.0, the preferred embodiment of the invention includes a cure process. The cure process produces a condensation reaction in the deposited film in which silanol molecules react with each other to form Si-O-Si bonds and water. In the preferred embodiment, the cure process removes water as well as other residual components including, for example, ammonia, Si-CH fragments, and other residuals to produce a low k film with a SiO<sub>x</sub>C<sub>v</sub>H<sub>z</sub> composition. The cure of the low k film prior to further processing beneficially prevents these residual components from contaminating or otherwise affecting subsequently deposited layers.

[0008] In one embodiment of the invention, the curing of the deposited dielectric film is achieved by irradiating the wafer with electromagnetic energy (light energy) and, preferably, light energy in the ultraviolet (UV) portion of the electromagnetic spectrum (i.e., light energy with a wavelength of less than approximately 400 nm). The UV irradiation of the dielectric film may be accomplished by exposing the film to a UV energy source such as a mercury arc lamp. In one such embodiment, at least 30% of the total spectral radiance emitted by the selected UV energy source has a frequency greater than the frequency of visible light (i.e., has a wavelength of less than approximately 400 nm).

[0009] The UV cure process, according to a preferred embodiment of the invention, is performed while maintaining the wafer at a temperature of less than approximately 425° C to consume as little of the wafer's thermal budget as possible. Still more preferably, the UV cure is achieved while maintaining the wafer at a temperature in the range of approximately 200 to 250° C for a duration of less than approximately 10 minutes and, even more preferably, for a duration of less than one minute. While the low temperature (i.e. less than 250° C) UV cure process may be desirable in an application where the thermal budget is limited, a higher temperature UV process (i.e., less than 425° C) may produce a dielectric film with a lower dielectric constant in a shorter time. Preferably, the UV energy source itself does not significantly alter the temperature of the wafer. In other words, the light energy has an insignificant heating effect on the wafer. In contrast to a rapid thermal anneal type of irradiation, in which the light energy is the primary mechanism by which the wafer is heated, the cure process contemplated herein may be performed using a single or a very limited number of UV radiation sources. In an embodiment in which the wafers are cured individually (i. e., single wafer mode), a single UV energy source may suffice. In embodiments in which multiple wafers are cured simultaneously, multiple UV sources may be required, but the number of UV sources is preferably less than or equal to the number of wafers processed in each batch.

[0010] One embodiment of the invention contemplates an in-situ process for forming the low k dielectric film in which the wafer is not subjected to atmosphere between the deposition of the dielectric and the cure process (i.e., the deposition and cure steps are performed using a single tool). An embodiment of a cluster tool (system) 100 suitable for accomplishing this in-situ formation of the low k dielectric film is illustrated in FIG. 1. In the depicted embodiment, system 100 includes multiple reactor chambers (modules) 102a through 102e (generically or collectively referred to as module (s) 102) and a robotic section (buffer chamber) 104 for controlling movement of wafer between the various modules 102 as will be familiar to those skilled in chemical vapor deposition systems. Preferably, buffer chamber 104 is suitable for transferring wafers between the various modules 102 via without exposing the wafers to atmosphere. Preferably, each of the modules 102 includes a wafer chuck for receiving a wafer. Each of the modules 102 may be configured as an oxide deposition module, a UV cure module, or as another suitable module. In the depicted embodiment, for example, module 102a is dedicated as a UV module while module 102b is dedicated as a CVD low k dielectric chamber. Remaining modules 102c, 102d, and 102e may be implemented either as deposition modules or UV modules depending upon the implementation. In an embodiment in which it is desirable to fabricate a multi-material or integrated dielectric structure, for example, it may be desirable to configure module 102c as an antireflective coating (ARC) or passivation module, module 102d as a TEOS deposition module, and chamber 102e as a UV module. In another embodiment, system 100 may be dedicated to a particular deposition process. In this embodiment, for example, module 102a and 102e may be used as UV cure modules while modules 102b, 102c, and 102d are dedicated for the low k dielectric deposition.

[0011] Thus, system 100 is suitable for performing the deposition and curing of the low k dielectric material by transferring wafers to chamber 102b where a low k deposition process is performed and thereafter transferring the wafers to module 102a to perform the UV cure process. By integrating the UV cure process into the same equipment as the deposition process, this embodiment of the invention contemplates an integrated manufacturing process that beneficially reduces the process cost while improving the process throughput and reducing the process defectivity. In an embodiment in which system 100 includes a cool down zone indicated by reference numeral 106, modules 102 may be conserved by configuring cool down zone 106 with a UV energy source such that the UV cure of the dielectric film may be performed in cool down zone 106. In this embodiment, cool down zone 106 may be configured with a

4

multi-slot wafer handling capability to enable a multiple wafer UV process. Although the depicted embodiment illustrates a multi-chamber tool suitable for integrating the cure process with a deposition process, it will be appreciated that other embodiments of the invention may utilize separate tools for the deposition and cure processes.

[0012] In the depicted embodiment, chamber 102a of system 100 is a variable pressure chamber configured with a UV lamp or other UV energy source that enables the UV cure process of the present invention to be performed in module 102a. In one embodiment, the energy produced by the UV energy source in chamber 102a is predominantly ultraviolet energy. In the depicted embodiment, chamber 102b of system 100 is connected to various gas sources suitable for carrying out the dielectric deposition process of the present invention. In the depicted embodiment, the gas sources connected to second chamber 102b include an organosilane source such as methylsilane, an oxygen source such as nitrous oxide (N2O), and an inert source such as helium. Thus, system 100 is suitable for performing a process in which a wafer is placed on a first chuck in chamber 102b. A carbon-doped silicon oxide is then deposited on the wafer by a CVD process in chamber 102b. In one embodiment, the first chuck is maintained at a temperature of less than approximately 25° C during the CVD process. In another embodiment, the first chuck is maintained at a temperature of less than approximately 17° C. After depositing the CVD carbon-doped oxide, the wafer is transferred to a second chuck in chamber 102a via buffer chamber 104. In chamber 102a, the carbon-doped oxide is exposed to light energy preferably comprised predominantly of UV energy from a suitable source such as a mercury-arc bulb. The second chuck is preferably a temperature controlled chuck that is maintained at an elevated temperature in the range of approximately 250 to 425° C while the wafer is exposed to the UV energy source. The pressure in chamber 102a may be reduced to a pressure of less than 20 Torr and, more preferably, in the range of approximately 3 to 5 Torr. In addition, chamber 102a may be coupled to a nitrogen source such that the UV exposure is performed in a nitrogen ambient. Referring to FIG. 2, an illustration of one embodiment of the UV radiation process is presented. In this embodiment, a wafer 202 is placed on a chuck 204 and subjected to UV energy indicated by reference numeral 206 generated by a UV energy source 208. Wafer 202 has been coated with a dielectric material (not specifically indicated in FIG. 2) prior to being transferred to chuck 204. In one embodiment, UV lamp 208 is a mercury arc lamp that produces energy 206 predominately comprising ultraviolet energy.

[0013] In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present

invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention. Benefits, other advantages, and solutions to problems have been described with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims.

#### Claims

30

40

45

- 1. A process for forming a low k dielectric layer on a semiconductor wafer, characterized by the steps of:
  - depositing a carbon-doped silicon oxide film on the semiconductor wafer; and applying light energy to the carbon-doped silicon oxide film wherein at least 30% of the light energy is at a frequency greater than that of visible light.
- 2. The process of claim 1, wherein depositing the carbon-doped silicon oxide is achieved by chemical vapor deposition.
- 3. The process of claim 1, wherein the light energy has an insignificant heating effect on the wafer.
- The process of claim 3, wherein the light energy is 35 predominantly ultraviolet.
  - 5. A cluster tool characterized by;
    - a first chamber coupled to a source of organosi-
    - a second chamber for receiving semiconductor wafers and applying light energy, where at least 30% of the light energy is at a frequency greater than that of visible light; and
    - a robotic section for controlling movement of wafers between the first chamber and the second chamber.
  - The cluster tool of claim 5, wherein the source of organosilane provides methylsilane.
  - 7. The cluster tool of claim 6, further comprising a source of nitrous oxide coupled to the first chamber.
- 55 The cluster tool of claim 6, further comprising a 8. source of helium coupled to the first chamber.
  - 9. The cluster tool of claim 5, wherein the second

chamber has a temperature controlled chuck.

**10.** The cluster tool of claim 9, wherein the second chamber is coupled to a source of nitrogen.




FIG.1




FIG.2



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 1 122 333 A3

(12)

## **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 29.10.2003 Bulletin 2003/44

(51) Int Cl.7: **C23C 16/40**, C23C 16/56, C23C 16/54, H01L 21/316

- (43) Date of publication A2: 08.08.2001 Bulletin 2001/32
- (21) Application number: 01102095.5
- (22) Date of filing: 31.01.2001
- (84) Designated Contracting States:

  AT BE CH CY DE DK ES FI FR

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR Designated Extension States: AL LT LV MK RO SI

- (30) Priority: 31.01.2000 US 494478
- (71) Applicant: MOTOROLA, INC. Schaumburg, IL 60196 (US)
- (72) Inventors:
  - Junker, Kurt H.
     Austin, Texas 78737 (US)

- Grove, Nicole R.
- Austin, Texas 78735 (US)Azrak, Marijean E.Austin, Texas 78759 (US)
- (74) Representative: Gibson, Sarah Jane et al Motorola European Intellectual Property Operations Midpoint Alencon Link Basingstoke, Hampshire RG21 7PL (GB)

## (54) UV cure process and tool for low k film formation

A process and system (100) for forming a low dielectric film in a semiconductor fabrication process are disclosed. Initially, a carbon-doped silicon oxide film is deposited on a semiconductor wafer (202). Light energy (206), such as ultraviolet (UV) energy, is then applied to the deposited film to cure the film. In one embodiment, at least 30% of the light energy (206) is at a frequency greater than that of visible light. In the preferred embodiment, the application of the light energy (206) to the wafer does not significantly heat the wafer (202). The invention further contemplates a cluster tool (100) or system (100) suitable for forming and curing the dielectric film. The cluster tool (100) includes a first chamber (102b) coupled to an organosilane source, a second chamber (102a) configured to apply light energy to a wafer received in the second chamber (102a), and a robotic section (104) suitable for controlling movement of wafers between the first chamber (102b) and the second chamber (102a).




FIG.I

Printed by Jouve, 75001 PARIS (FR)



## **EUROPEAN SEARCH REPORT**

Application Number EP 01 10 2095

Category	Citation of document with inc		Relevant	CLASSIFICATION OF THE	
	of relevant passa	ges	to claim	APPLICATION (Int.CI.7)	
Х	US 5 970 384 A (TAKE		.) 1-4	C23C16/40	
1	19 October 1999 (199			C23C16/56	
	* column 8, line 66	- column 9, line 9;		C23C16/54	
	claims 1,2 *			H01L21/316	
x	PATENT ABSTRACTS OF	JAPAN	5,9		
	vol. 2000, no. 03,		- , -		
	30 March 2000 (2000-			ļ	
	-& JP 11 354514 A (S	ONY CORP),	ļ		
ĺ	24 December 1999 (19 * abstract *	199-12-24)	İ		
ļ	* claim 3; figures 1	2 *			
1					
			)		
				TECHNICAL FIELDS SEARCHED (Int.CI.7)	
ĺ				C23C	
				1 0230	
1				}	
-			·	İ	
1		1			
		•			
			ļ		
				ļ	
		A			
ļ			1	}	
	The present secret secret !	and drawn up for all all for			
	The present search report has be				
THE HAGUE		Date of completion of the search  8 September 20		Examiner Patterson, A	
	ATEGORY OF CITED DOCUMENTS			<del></del>	
		E : earlier paten	nciple underlying the i 1 document, but publi		
Y : parti	cularly relevant if taken alone cularly relevant if combined with anothe		led in the application		
A : lech	ment of the same category nological background	L : document cit	ed for other reasons		
O non-	-written disclosure	8 : member of th	ne same patent family	. comconandina	

## ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 01 10 2095

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

08-09-2003

	Patent documen cited in search rep		Publication date		Patent family member(s)	Publication date
US	5970384	A	19-10-1999	JP JP JP US	8055846 A 8055847 A 8055848 A 2002160622 A1	27-02-1996 27-02-1996 27-02-1996 31-10-2002
JP	11354514	Α	24-12-1999	NONE		
,						

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

THIS PAGE BLANK (L'CT.)